
Features
HIGH-SPEED 64K x 16
SYNCHRONOUS PIPELINED
DUAL-PORT STATIC RAM
IDT709289L
◆
◆
◆
◆
◆
◆
True Dual-Ported memory cells which allow simultaneous
access of the same memory location
High-speed clock to data access
– Commercial: 7.5/9/12ns (max.)
– Industrial: 9ns (max.)
Low-power operation
– IDT709289L
Active: 1.2W (typ.)
Standby: 2.5mW (typ.)
Flow-Through or Pipelined output mode on either Port via
the FT /PIPE pins
Counter enable and reset features
Dual chip enables allow for depth expansion without
additional logic
◆
◆
◆
◆
◆
◆
Full synchronous operation on both ports
– 4ns setup to clock and 0ns hold on all control, data, and
address inputs
– Data input, address, and control registers
– Fast 7.5ns clock to data out in the Pipelined output mode
– Self-timed write allows fast cycle time
– 12ns cycle time, 83MHz operation in Pipelined output mode
Separate upper-byte and lower-byte controls for
multiplexed bus and bus matching compatibility
TTL- compatible, single 5V (±10%) power supply
Industrial temperature range (–40°C to +85°C) is
available for selected speeds
Available in a 100-pin Thin Quad Flatpack (TQFP) package
Green parts available, see ordering information
Functional Block Diagram
R/ W L
UB L
R/ W R
UB R
CE 0L
CE 1L
1
0
1
0
CE 0R
CE 1R
LB L
OE L
0/1
0/1
LB R
OE R
FT /PIPE L
0/1
1b 0b
b a
1a 0a
0a 1a
a
b
0b 1b
0/1
FT /PIPE R
I/O 8L -I/O 15L
I/O 0L -I/O 7L
A 15L
I/O
Control
I/O
Control
I/O 8R -I/O 15R
I/O 0R -I/O 7R
A 15R
A 0L
CLK L
ADS L
CNTEN L
Counter/
Address
Reg.
MEMORY
ARRAY
Counter/
Address
Reg.
A 0R
CLK R
ADS R
CNTEN R
CNTRST L
?2009 Integrated Device Technology, Inc.
1
CNTRST R
4842 drw 01
JANUARY 2009
DSC-4842/6